Wireless implantable microsystems capable of recording data from hundreds of neurons simultaneously are necessary for neurological research and for treating disorders such as paralysis and epilepsy. The required components for such a microsystem, shown in Fig. 30 .4.1, are the subject of on-going research, where the massive amount of data to be recorded and transmitted out of the body is currently limiting the scale of these systems. While passive silicon probes have been used to record from up to 96 sites simultaneously, scaling to more sites is problematic because of the large number of interconnects. Bandwidth limitations are further exacerbated in transcutaneous wireless systems, where data rates are currently limited to 2.56Mb/s [1] . This paper describes a neural recording array that uses implantable spike recognition circuitry to extend the number of channels that are recorded in state-of-the-art wireless telemetry systems from 25 to 312. This implantable device must be low power (<20mW) so that it can be powered across a transcutaneous inductively-coupled RF link and small in size so that the implant profile does not rise more than 1mm above the surface of the brain.
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The fully implantable neural recording microsystem with platform-mounted spike detection circuitry is shown in Fig. 30 .4.2. Four recording microprobes [2] are microassembled to form a 256-site three-dimensional neural recording array using the technology reported by Bai [3] . The on-chip integrated circuits amplify (gain of 1000), bandpass filter (tunable-10kHz) and multiplex onto a single data lead the signals recorded from eight of the 64 sites on each microprobe. These sites are selected electronically to be near neurons of interest. The array, pictured in Fig. 30 .4.2, consumes 756µW from ±1.5V supplies. The on-probe circuitry occupies 5mm 2 of die space in 3µm 1M2P CMOS technology.
The time-division-multiplexed outputs of the neural probes are fed into a spike-detection ASIC which quantizes and demultiplexes the neural waveforms, calculates the mean and standard deviation of each neural channel, sets upper and lower spike thresholds based on the mean and standard deviation, detects neural spikes which exceed these thresholds and outputs the amplitude and location of detected neural spikes over a serial data lead. It is necessary to individually set spike thresholds for each neural channel because noise and signal amplitudes vary significantly from channel to channel. Thresholding is chosen as the detection mechanism because of its low cost in terms of die space and power consumption and its superior detection performance when compared to other algorithms [4] . While digital detection consumes slightly more power, 75µW/channel, than a previously reported analog technique [5] , comparator offsets do not degrade detection. In addition, quantizing the signal allows the spike waveshape to be preserved and lays the groundwork for fully implantable neural prostheses where events such as the onset of epileptic seizures are processed and treated inside the body. The amplitude and timing information transmitted by the spike detector allows the discrimination of different spikes recorded from the same site. The spike detection unit controls the clocking required by the time-division multiplexers on the 2D probes. This system requires 1-data, 3-power, and 4-control signals, all of which are provided wirelessly [1] or through a ribbon cable and percutaneous connector.
A block diagram of the spike detection circuitry is shown in Fig.  30 .4.3. Thirty-two channels of time-division-multiplexed neural data sampled at 20kHz per channel are the inputs to the spike detection ASIC on four leads. These signals are quantized to 5b of resolution, demultiplexed and stored in data memory by four successive-approximation ADCs shown in Fig. 30.4 .4. The maximum input signal of the ADC referred to the recording site is tunable between ±250µV and ±500µV with corresponding LSBs of 15.625µV and 31.25µV, respectively. The measured maximum INL and DNL of each ADC are 0.5 and 0.3LSB. The use of floating drain current sources reduces the power consumption of the DAC by 58% compared to traditional current-source DACs.
The spike detection core circuitry calculates the upper and lower spike detection thresholds based on the standard deviation and mean of each neural channel and then detects neural spikes by comparing the current sample at a site to the previously calculated thresholds for that site. When a spike is detected, the 5b amplitude and 5b address are written into output memory. The spike detector core is controlled by a serially-programmable instruction RAM. Calculating the thresholds using a multiinstruction pipeline allows the overall clock speed to exceed 2.5MHz where the upper and lower spike thresholds for each channel are recalculated every 0.1s. The output memory transmits neural amplitude and address data of the chip over a serial data lead at 2.5Mb/s. The output memory contains 32 registers which allows for neural spikes on 50 consecutive channels before a spike is missed. The spike detection ASIC consumes 2.4mW of power from ±1.5V supplies and occupies 6mm 2 of die space in a 0.5µm process.
To evaluate the performance of the ASIC, neural waveforms recorded using multiplexed active probes are reconstructed using Lab View and a DAQ card and are also fed into the spike detector. The response of the spike detector to a neural waveform with the thresholds set to three times the standard deviation above/below the mean are shown in Fig. 30.4 .5. The average bandwidth savings across five sample waveforms is 92% with a maximum bandwidth savings of 95%. On average, 86% of the transmitted data is associated with neural spikes with no spikes missed. The performance of the 256-site 3D microsystem with on-platform spike recognition circuitry is summarized in Fig.  30 
